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Abstract— MEMS technology has major applica-
tions in developing smaller, faster and less energy
consuming devices provided that reliability of pack-
aging/interconnect technology is sufficiently addressed.
This paper presents a low cost, on-wafer, silicon mi-
cromachined packaging scheme for RF MEMS switches
having excellent electrical performance in K-band. In
particular, the package demonstrates an insertion loss of
0.1dB and a return loss of 32dB at 20 GHz. The package
is fabricated in parallel with the MEMS switch on the
same wafer and therefore requires no lossy solder bumps
or bond wires to achieve signal propagation.
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I. INTRODUCTION
INTEGRATED circuit packaging and its testinghas evolved over the past years due to the matu-
rity of the IC industry, the availability of a highly
advanced infrastructure, and the wide applications
of the integrated circuits. The goal for IC pack-
aging is to provide an electrical interface to ac-
tive chips in the system, supply signal power and
ground interconnections, allow heat dissipation,
and isolate the chips from the environment. Al-
though fabrication techniques can be carried over
from IC to MEMS, the requirements of MEMS
packaging are different from those of IC pack-
aging since it is application specific and differ-
ent designs are needed for different circuits. This
lack of standardization leads to excessive cost
for the final product [1]. Millimeter wave sys-
tems for commercial, scientific or military appli-
cations are rapidly emerging requiring develop-
ment of high frequency packaging technologies.
For high-density, high frequency (5-100 GHz)
packages the performance requirements are very
stringent, since poor design and fabrication can
lead to increased cavity resonances and cross-talk
between neighboring circuits [2]. Many materi-
als can be utilized for packaging including plas-
tic and alumina which offer low cost. Both, how-
ever, suffer from poor electrical performance at
frequencies beyond 10 GHz. Silicon on the other
hand has been extensively used and studied in the
electronics industry [3]. Its electrical properties
have enabled the semiconductor industry to use
it as the primary dielectric material in develop-
ing ICs while the mechanical properties of Si have
been utilized to develop high performance MEMS
structures. These two properties in addition to the
thermal characteristics of Si make it an appealing
candidate for packaging high frequency circuits.
A low actuation voltage RF MEMS switch has
been developed [4] and tested recently to demon-
strate actuation voltages as low as 6 Volts with an
on-to-off capacitance ratio of 48. Power handling
measurements show no ”self-biasing” or failure
for power levels up to 6.6 W while, RF measure-
ments demonstrate an isolation of -26 dB at 40
GHz, which can be tuned by appropriately adding
inductive beams [5] . The operation of the RF
MEMS switch requires DC as well as RF intercon-
nects which carry the DC voltage and RF current
from the probe pads to the device. In the proposed
architecture the DC and RF pads are printed on the
opposite side of the Si wafer that carries the switch
(Fig.1) and are then transitioned via appropriate
through-wafer transitions designed to operate well
both for DC and RF signals [6]. Specifically for
the RF transition a 50 Ω FGC line (50-80-50 µm)
expands to a much wider 50 Ω FGC line (90-220-
90 µm) in order to allow for the anisotropic etch-
ing of the vias. The transition has been designed
using a method of moments code [7] and opti-
mized for low loss in K-band. A schematic of the
transition is presented in Fig.2a.
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Fig. 1. Schematic of packaged RF switch with DC and RF
via transitions.
II. FABRICATION PROCESS
The fabrication process involves the combina-
tion of surface and bulk micromachining. Two 100
µm thick high-resistivity double-side polished sil-
icon wafers with 8700 A˚ SiO2 on both sides were
used. On the lower wafer:(a) 500/9500 A˚ of Cr/Au
are deposited using lift-off process; (b) SiO2 is pat-
terned on the top side of the wafer using infrared
(IR) alignment and etched fully in buffered hy-
drofluoric acid (BHF) at a rate of 1000 A˚/min ; (c)
the oxide-patterned vias are etched in potassium
hydroxide (KOH) at an etch rate of 30 A˚/hour; (d)
using a modified lift-off technique, simultaneous
metallization of surface patterns and vias can be
achieved. Along with the circuit metal a square
rim was patterned around each circuit in order to
be used for thermocompression bonding.
The second step was the fabrication of the
MEMS switch. The original fabrication process
presented in [8] was appropriately modified for
compatibility with the via process. On the afore-
mentioned wafer: (a) 2000 A˚ of plasma enhanced
chemical vapor deposition (PECVD) silicon ni-
tride is patterned over the location of switch actua-
tion; (b) a sacrificial layer of 3µm thick polyimide
DuPont PI2545 is spun cast, soft baked, and pat-
terned for anchor points; (c) 2 µm of Ni is electro-
plated to define the switch structure; (d) 4 µm of
Ni are selectively electroplated on the switch actu-
ation pads; (e) sacrificial etching of the polyimide
layer and supercritical CO2 drying and release of
the switch structure are performed. The outcome
of the process is shown in Fig.2b.
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Fig. 2. (a) Schematic of vertical transition through 100
µm Silicon wafer. (b) SEM of fabricated transition and
MEMS switch on 100 µm silicon wafer.
A 100 µm thick Si wafer was used to create
the packaging cavity on the top wafer. A lift-
off process is used for the metallization of Cr/Au
(500/9500 A˚) to fabricate a square metallic rim on
the lower side of the wafer. SiO2 is patterned on
both sides of the wafer using infrared (IR) align-
ment to define cavities and probe windows for
the final alignment prior to bonding. The SiO2 is
etched partially or fully in buffered hydrofluoric
acid (BHF) at a rate of 1000 A˚/min. The final step
is to anisotropically etch the oxide-patterned cav-
ities and probe windows in potassium hydroxide
(KOH) at an etch rate of 30 A˚/hour.
Thermocompression bonding of the two wafers
is achieved using an Electronic Visions EV 501
Manual Wafer Bonder. The samples are aligned
together using the probe windows and fabricated
alignment marks. Once aligned the wafers are
clamped together in the bond fixture and are
heated to 350 degrees Celsius. 200 N of force is
applied for 30 minutes on the samples in order to
achieve proper adhesion.
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Fig. 3. Photograph of fabricated transition, MEMS switch
and packaging cavity.
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Fig. 4. Photograph of MEMS switch wafer.
III. MEASURED RESULTS
The packaged switch is presented in Fig.3
where both wafers are shown. In Fig.4 the MEMS
switch wafer is presented. The DC vias are con-
nected to the FGC ground plane and to the switch
anchor points, while the distance between the RF
vias and the switch is 200 µm. In Fig.5 the
measured response of the vertical transition is
displayed. For the measurements, a HP 8510C
vector network analyzer is utilized on an Alessi
probe station with 150 µm pitch GGB picoprobes.
Through-Reflect-Line (TRL) calibration is per-
formed using on wafer calibration standards fabri-
cated in conjunction with the circuits to be tested.
Multical, developed by NIST, is used to implement
the TRL calibration [9]. After deembeding the
loss of the FGC feeding line the transition demon-
strates a 0.1 dB insertion loss, a 32 dB return loss
at 20 GHz and a 55% bandwidth. Thus, the loss
due to each transition is approximately 0.05dB.
One hundred circuits were fabricated with 94%
yield and tested with very similar and consistent
results.
The RF transition presented is a modification
of the silicon micromachined vertical interconnect
presented in [6]. These transitions were designed
to operate at W-band with an insertion loss of 0.55
dB from which 0.2 dB is attributed to radiation
losses and 0.35 dB to ohmic losses. The original
interconnect utilized resonant stubs to tune the op-
erating frequency at 94 GHz and thus, it had an
inherently narrow bandwidth. The design shown
in this study is a scaled model of the aforemen-
tioned transition scaled at K-band and therefore it
shares a narrow bandwidth as well. Some broad-
band transitions have also been designed and fab-
ricated and results are going to be presented at the
conference.
The subsequent step was to fabricate the MEMS
switch on the same wafer (Fig.4). The mea-
sured response of this system is presented in Fig.6,
where both the up state and down state measure-
ments are included. When the switch is in the up
position the response is similar to the one illus-
trated in Fig.5. The capacitance of the switch at
that position is 38 fF and therefore has some minor
effects on the response of the circuit. Moreover
the loss due to individual MEMS RF switches is in
the order of 0.16 dB at 40 GHz [4] and henceforth
the insertion loss of the total circuit is increased.
The down state capacitance of the switch can be
extracted from the S-parameters to be 1.6 pF and
the switch demonstrates an isolation of approxi-
mately -22 dB at 40 GHz. The resonance occur-
ring around 29 GHz is due to the RF transition, an
optimum design of which can increase the band-
width of operation and remove any unwanted reso-
nances. Comparing the two measurements we can
conclude that the operation frequency band for the
packaged RF MEMS switch is between 11 and 24
GHz, offering an insertion loss of 0.15 dB (switch
loss included) and an isolation of -16 dB at 24
GHz.
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Fig. 5. Measured response of RF transition.
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Fig. 6. Measured response of packaged RF switch in on and
off position.
IV. CONCLUSIONS
Packaging of high frequency MEMS devices
is challenging since achieving signal distribution
and environmental protection requires careful de-
sign and fabrication. A novel on-wafer packaging
scheme has been suggested providing promising
results for further investigation. Particularly the
packaging scheme demonstrates an insertion loss
of 0.1 dB and a return loss of 32 dB at 20 GHz.
The fabrication process for the package ( vertical
transition, RF MEMS switch and thermocompres-
sion bonding) has been tested providing functional
MEMS switches with high yield.
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